View ATR0622P1-PYQW_3755239.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

features ? 16-channel gps correlator ? 8192 search bins with gps acquisition accelerator ? accuracy: 2.5m cep (stand-alone, s/a off) ? time to first fix: 34s (cold start) ? acquisition sensitivity: ?140 dbm ? tracking sensitivity: ?150 dbm utilizes the arm7tdmi ? arm ? thumb ? processor core ? high-performance 32-bit risc architecture ? high-density 16-bit instruction set ? embeddedice ? (in-circuit emulator) 128 kbyte internal ram 384 kbyte internal rom position technology provided by u-blox 6-channel peripheral data controller (pdc) 8-level priority, individually maska ble, vectored interrupt controller ? 2 external interrupts 24 user-programmable i/o lines 1 usb device port ? universal serial bus (u sb) v2.0 full-speed device ? embedded usb v2.0 full-speed transceiver ? suspend/resume logic ? ping-pong mode for isochronous and bulk endpoints 2 usarts ? 2 dedicated peripheral data cont roller (pdc) channels per usart master/slave spi interface ? 2 dedicated peripheral data controller (pdc) channels ? 8-bit to 16-bit prog rammable data length ? 4 external slave chip selects programmable watchdog timer advanced power management controller (apmc) ? peripherals can be d eactivated individually ? geared master clock to reduce power consumption ? sleep state with disabled master clock ? hibernate state with 32.768 khz master clock real time clock (rtc) 2.3v to 3.6v or 1.8v core supply voltage includes power supervisor 1.8v to 3.3v user-definable i/o voltag e for several gpios with 5v tolerance 4 kbytes battery backup memory 8 mm 8 mm 56 pin qfn56 package pb-free, rohs-compliant, green gps baseband processor atr0622 4891c?gps?10/06
2 4891c?gps?10/06 atr0622 1. description the gps baseband processor atr0622 includes a 16-channel gps correlator and is based on the arm7tdmi processor core. this processor has a high-perfo rmance 32-bit risc architecture and very low power consump- tion. in addition, a large number of internally banked registers result in very fast exception handling, making the device ideal for real-t ime control applications. the atr0622 has two usart and an usb device port. this port is co mpliant with the universa l serial bus (usb) v2.0 full-speed device specification. the atr0622 includes full gps firmware, licensed from u-blox ag, which performs the basic gps operation, including tracking, acquisition, navigation and position data output. for normal pvt (position/velocity/time) app lications, there is no need for off-chip flash memory or rom. the firmware supports e.g. the nmea protocol (2.1 and 2.3), a binary protocol for pvt data, configuration and debugging, the rtcm pr otocol for dgps, sbas (waas, egnos and msas) and a-gps (aiding) it is also possible to store the configuration settings in an optional external eeprom. the atr0622 is manufactured using atmel ? ?s high-density cmos technology. by combining the arm7tdmi microcontroller core with on-c hip sram, 16-channel gps correlator, and a wide range of peripheral functions on a monolithic chip, the atr0622 provides a highly flexible and cost-effective solution for gps applications.
3 4891c?gps?10/06 atr0622 figure 1-1. atr0622 block diagram nsleep nshdn xt_in nreset tms tck tdo tdi ntrst dbg_en clk23 rf_on p0/nantshort p15/anton p31/rxd1 p18/txd1 p22/rxd2 p21/txd2 p2/boot_mode p16/neeprom p8/statusled p30/agcout0 ldo_en ldo_in ldo_out ldobat_in vbat p1/gpsmode0 p12/gpsmode2 p13/gpsmode3 p17/gpsmode5 p23/gpsmode7 p24/gpsmode8 p26/gpsmode10 p27/gpsmode11 p29/gpsmode12 p19/gpsmode6 p25/naadet0 p14/naadet1 p9/extint0 sighi0 siglo0 vbat18 xt_out p20/timepulse usb_dm usb_dp embedded ice arm7tdmi usart1 usart2 pio2 spi usb asb apb pdc2 b r i d g e rom 384k usb transceiver sram 128k power supply manager watchdog jtag pio2 reset controller interface to off-chip memory (ebi) advanced interrupt controller gps accelerator timer counter gps correlators smd generator advanced power manage- ment controller sram rtc pio2 controller special function
4 4891c?gps?10/06 atr0622 2. architectural overview 2.1 description the atr0622 architecture consists of two main buses, the advanced system bus (asb) and the advanced peripheral bus ( apb). the asb is designed for ma ximum performance. it inter- faces the processor with the on-chip 32-bit memories. the apb is designed for accesses to on-chip peripherals and is optimized for low power consumption. the amba ? bridge provides an interface between the asb and the apb. an on-chip peripheral data controller (pdc2) transfers data between the on-chip usarts/spi and the on-chip and off-chip memories without processor intervention. most importantly, the pdc2 removes the processor interrupt handling overhead and significantly reduces the number of clock cycles required for a data transfer. it can transfer up to 64k contiguous bytes without reprogramming the starting address. as a result, the performance of the microcontroller is increased and the power consumption reduced. the atr0622 peripherals are designed to be easily programmable with a minimum number of instructions. each peripheral has a 16 kbyte address space allocated in the upper 3 mbyte of the 4 gbyte address space. (except for the interrupt controller, which has 4 kbyte address space.) the peripheral base address is the lowest address of its memory space. the peripheral register set is composed of control, mode, data, status, and interrupt registers. to maximize the efficiency of bit manipulation, fr equently written registers are mapped into three memory locations. the first address is used to se t the individual register bits, the second resets the bits, and the third address reads the value stored in the register. a bit can be set or reset by writing a ?1? to the corresponding position at the appropriate address. writing a ?0? has no effect. individual bits can thus be modified without hav ing to use costly read-modify-write and complex bit-manipulation instructions. all of the external signals of the on-chip peripherals are under the control of the parallel i/o (pio2) controller. the pio2 controller can be programmed to insert an input filter on each pin or generate an interrupt on a signal change. after reset, the user must carefully program the pio2 controller in order to define which peripheral signals are connected with off-chip logic. the arm7tdmi processor operates in little-endian mode on the atr0622 gps baseband. the processor's internal architecture and the arm ? and thumb ? instruction sets are described in the arm7tdmi datasheet. the arm standard in-circuit emulator (ice) debug interface is supported via the jtag/ice port of the atr0622. for features of the rom firmware, refer to the software documentation available from u-blox ag, switzerland.
5 4891c?gps?10/06 atr0622 3. pin configuration 3.1 pinout figure 3-1. pinout qfn56 (top view) 42 29 114 43 28 56 15 atr0622 table 3-1. atr0622 pinout pin name qfn56 pin type pull resistor (reset value) (1) firmware label pio bank a io clk23 37 in dbg_en 8 in pd gnd (2) in ldobat_in 21 in ldo_en 25 in ldo_in 20 in ldo_out 19 out nreset 41 i/o open drain pu nshdn 26 out nsleep 24 out ntrst 13 in pd p0 40 i/o pd nantshort p1 47 i/o configurable (pd) gpsmode0 agcout1 p2 46 i/o configurable (pd) boot_mode ?0? p8 48 i/o configurable (pd) statusled ?0? p9 29 i/o pu to vbat18 extint0 extint0 p12 49 i/o configurable (pu) gpsmode2 npcs2 p13 32 i/o pu to vbat18 gpsmode3 extint1 notes: 1. pd = internal pull-down resistor, pu = internal pull-up resistor, oh = switched to output high at reset 2. ground plane 3. vbat18 represent the internal power supply of the backup power domain, see section ?power supply? on page 17 . 4. vddio is the supply voltage for the following gpio-pins: p1, p2, p8, p12, p14, p16, p17, p18, p19, p20, p21, p23, p24, p25, p26, p27 and p29, see section ?power supply? on page 17 . 5. vdd_usb is the supply voltage for following the usb-pins: usb_dm and usb_dp, see section ?power supply? on page 17 . for operation of the usb interface, supply of 3.0v to 3.6v is required. 6. this pin is not connected
6 4891c?gps?10/06 atr0622 p14 1 i/o configurable (pd) naadet1 ?0? p15 17 i/o pd anton p16 6 i/o configurable (pu) neeprom sighi1 p17 2 i/o configurable (pd) gpsmode5 sck1 sck1 p18 45 i/o configurable (pu) txd1 txd1 p19 53 i/o configurable (pu) gpsmode6 siglo1 p20 4 i/o configurable (pd) timepulse sck2 sck2 p21 52 i/o configurable (pu) txd2 txd2 p22 30 i/o pu to vbat18 rxd2 rxd2 p23 3 i/o configurable (pu) gpsmode7 sck sck p24 5 i/o configurable (pu) gpsmode8 mosi mosi p25 55 i/o configurable (pd) naadet0 miso miso p26 44 i/o configurable (pu) gpsmode10 nss npcs0 p27 54 i/o configurable (pu) gpsmode11 npcs1 p29 50 i/o configurable (pu) gpsmode12 npcs3 p30 16 i/o pd agcout0 agcout0 p31 31 i/o pu to vbat18 rxd1 rxd1 rf_on 15 out pd sighi0 38 in siglo0 39 in tck 9 in pu tdi 10 in pu tdo 11 out tms 12 in pu usb_dm 34 i/o usb_dp 35 i/o vbat 22 in vbat18 (3) 23 out vdd18 7, 14 in vdd18 18, 36 in vdd18 51 in vddio (4) 43, 56 in vdd_usb (5) 33 in xt_in 28 in xt_out 27 out nc (6) 42 table 3-1. atr0622 pinout (continued) pin name qfn56 pin type pull resistor (reset value) (1) firmware label pio bank a io notes: 1. pd = internal pull-down resistor, pu = internal pull-up resistor, oh = switched to output high at reset 2. ground plane 3. vbat18 represent the internal power supply of the backup power domain, see section ?power supply? on page 17 . 4. vddio is the supply voltage for the following gpio-pins: p1, p2, p8, p12, p14, p16, p17, p18, p19, p20, p21, p23, p24, p25, p26, p27 and p29, see section ?power supply? on page 17 . 5. vdd_usb is the supply voltage for following the usb-pins: usb_dm and usb_dp, see section ?power supply? on page 17 . for operation of the usb interface, supply of 3.0v to 3.6v is required. 6. this pin is not connected
7 4891c?gps?10/06 atr0622 3.2 signal description table 3-2. atr0622 signal description module name function type active level comment ebi boot_mode boot mode input input ? pio-controlled after reset, internal pull-down resistor usart txd1 to txd2 transmit data output ou tput ? pio-controlled after reset rxd1 to rxd2 receive data input input ? pio-controlled after reset sck1 to sck2 external synchronous serial clock i/o ? pio-controlled after reset usb usb_dp usb data (d+) i/o ? usb_dm usb data (d-) i/o ? apmc rf_on output ? interface to atr0601 aic extint0-1 external interrupt request input high/ low/ edge pio-controlled after reset agc agcout0-1 automatic gain control output ? interface to atr0601 pio-controlled after reset rtc nsleep sleep output output low interface to atr0601 nshdn shutdown output output low connect to pin ldo_en xt_in oscillator input input ? rtc oscillator xt_out oscillator output output ? rtc oscillator spi sck spi clock i/o ? pio-controlled after reset mosi master out save in i/o ? pio-controlled after reset miso master in slave out i/o ? pio-controlled after reset nss/npcs0 slave select i/o low pio-controlled after reset npcs1 to npcs3 slave select output low pio-controlled after reset pio p0 to p31 programmable i/ o port i/o ? input after reset gps sighi0 digital if input ? interface to atr0601 siglo0 digital if input ? interface to atr0601 sighi1 digital if input ? pio-controlled after reset siglo1 digital if input ? pio-controlled after reset timepulse gps synchronized time pulse output ? pio-controlled after reset config gpsmode0-12 gps mode input ? pio-controlled after reset statusled status led output ? pio-controlled after reset neeprom enable eeprom support input low pio-controlled after reset anton active antenna power on output output ? pio-controlled after reset nantshort active antenna short circuit detection input input low pio-controlled after reset naadet0-1 active antenna detection input input low pio-controlled after reset note: 1. the usb transceiver is disabled if vdd_usb < 2.0v. in this case the pins usb_dm and usb_dp are connected to gnd (internal pull-down resistors). the usb transceiver is enabled if vdd_usb is within 3.0v and 3.6v.
8 4891c?gps?10/06 atr0622 jtag/ice tms test mode select input ? internal pull-up resistor tdi test data in input ? internal pull-up resistor tdo test data out output ? tck test clock input ? internal pull-up resistor ntrst test reset input input low internal pull-down resistor dbg_en debug enable input high internal pull-down resistor clock clk23 clock input input ? interface to atr0601, schmitt trigger input reset nreset reset input i/o low open drain with internal pull-up resistor power vdd18 power ? core voltage 1.8v vddio power ? variable io voltage 1.65v to 3.6v vdd_usb power ? usb voltage 0 to 2.0v or 3.0v to 3.6v (1) gnd power ? ground ldobat ldobat_in power ? 2.3v to 3.6v vbat power ? 1.5v to 3.6v vbat18 out ? 1.8v backup voltage ldo18 ldo_in ldo in power ? 2.3v to 3.6v ldo_out ldo out power ? 1.8v core voltage, max. 80 ma ldo_en ldo enable input ? table 3-2. atr0622 signal description (continued) module name function type active level comment note: 1. the usb transceiver is disabled if vdd_usb < 2.0v. in this case the pins usb_dm and usb_dp are connected to gnd (internal pull-down resistors). the usb transceiver is enabled if vdd_usb is within 3.0v and 3.6v.
9 4891c?gps?10/06 atr0622 3.3 setting gpsmode0 to gpsmode12 the start-up configuration of a rom-based syst em without external non-volatile memory is defined by the status of the gpsmode pins after system reset. alternatively, the system can be configured through message commands passed through the serial interface after start-up. this configuration of the atr0622 can be stored in an external non-volatile memory like eeprom. default designates settings used by rom firmware if gpsmode configuration is disabled (gpsmode0 = 0). in the case that gpsmode pins with internal pull-up or pull-down resistors are connected to gnd/vdd18, additional current is drawn over these resistors. especially gpsmode3 can impact the back-up current. 3.3.1 enable gpsmode pin configuration if the gpsmode configuration is enabled (gpsmode0 = 1) and the other gpsmode pins are not connected externally, the reset default values of the internal pull-down and pull-up resistors will be used. table 3-3. gpsmode functions pin function gpsmode0 (p1) enable conf iguration with gpsmode pins gpsmode1 (p9) this pin (extint0) is used for fixnow ? functionality and not used for gpsmode configuration. gpsmode2 (p12) gps sensitivity settings gpsmode3 (p13) gpsmode4 (p14) this pin (naadet1) is used as active antenna supervisor input and not used for gpsmode configuration. this is the defaul t selection if gpsmode configuration is disabled. gpsmode5 (p17) serial i/o configuration gpsmode6 (p19) gpsmode7 (p23) usb power mode gpsmode8 (p24) general i/o configuration gpsmode9 (p25) this pin (naadet0) is used as active antenna supervisor input and not used for gpsmode configuration. gpsmode10 (p26) general i/o configuration gpsmode11 (p27) gpsmode12 (p29) serial i/o configuration table 3-4. enable configuration with gpsmode pins gpsmode0 (reset = pd) description 0 (1) ignore all gpsmode pins. the default settings as indicated below are used. 1 use settings as specified with gpsmode[2, 3, 5 to 8, 10 to 12] note: 1. leave open
10 4891c?gps?10/06 atr0622 3.3.2 sensitivity settings for all gps receivers the sensitivity depends on the integration time of the gps signals. there- fore there is a trade-off between sensitivity and the time to detect the gps signal (time to first fix). the three modes, ?fast acquisition?, ?normal? and ?high sensitivity?, have a fixed integra- tion time. the ?normal? mode, recommended for the most applications, is a trade off between the sensitivity and ttff. the ?fas t acquisition? mode is optimized for fast acquisition, at the cost of a lower sensitivity. the ?high sensitivity? mode is optimized for higher sensitivity, at the cost of longer ttff. the ?auto? mode adjusts the integration time (sensitivity) automatically according to the measured signal levels. that m eans the receiver with this setting has a fast ttff at strong signals, a high sensitivity to acqu ire weak signals but some times at medium sig- nal level a higher ttff as the ?normal? mode. these sensitivity settings af fect only the startup performance not the tracking performance. 3.3.3 serial i/o configuration the atr0622 features a two-stage i/o message and protocol selection procedure for the two available serial ports. at the first stage, a certai n protocol can be enabled or disabled for a given usart port or the usb port. selectable protocols are rtcm, nmea and ubx. at the second stage, messages can be enabled or disabled for each enabled protocol on each port. in all con- figurations discussed below, all protocols are enabled on all ports. but output messages are enabled in a way that ports app ear to communicate at only on e protocol. however, each port will accept any input message in any of the three implemented protocols table 3-5. gps sensitivity settings gpsmode3 (fixed pu) gpsmode2 (reset = pu) description 0 (1) 0 auto mode 0 (1) 1 (2) fast mode 1 (2) 0 normal mode (default rom value) 1 (2) 1 (2) high sensitivity notes: 1. increased back-up current 2. leave open table 3-6. serial i/o configuration gpsmode12 (reset = pu) gpsmode6 (reset = pu) gpsmode5 (reset = pd) usart1/usb (output protocol/ baud rate (kbaud)) usart2 (output protocol/ baud rate (kbaud)) messages (1) information messages 000 (2) ubx/57.6 nmea/19.2 high user, notice, warning, error 0 0 1 ubx/38.4 nmea/9.6 medium user, notice, warning, error 01 (2) 0 (2) ubx/19.2 nmea/4.8 low user, notice, warning, error 01 (2) 1 ?/auto ?/auto off none 1 (2) 00 (2) nmea/19.2 ubx/57.6 high user, notice, warning, error 1 (2) 0 1 nmea/4.8 ubx/19.2 low user, notice, warning, error 1 (2) 1 (2) 0 (2) nmea/9.6 ubx/38.4 medium user, notice, warning, error 1 (2) 1 (2) 1 ubx/115.2 nmea/19.2 debug all notes: 1. see table 3-7 to table 3-10 on page 11 , the messages are described in the antaris4 protocol specification 2. leave open
11 4891c?gps?10/06 atr0622 both usart ports and the usb port accept input messages in all three supported protocols (nmea, rtcm and ubx) at the configured baud rate. input messages of all three protocols can be arbitrarily mixed. response to a query in put message will always use the same protocol as the query input message. the usb port does only accept nmea and ubx as input protocol by default. rtcm can be enabled via protocol messages on demand. in auto mode, no output message is sent out by default, but all input messages are accepted at any supported baud rate. again, usb is restricted to only nmea and ubx protocols. response to query input commands will be given the same protocol and baud rate as it was used for the query command. using the respective configuration commands, periodic output messages can be enabled. the following message settings are used in the tables below: table 3-7. supported messages at setting low nmea port standard gga, rmc ubx port nav sol, svinfo mon except table 3-8. supported messages at setting medium nmea port standard gga, rmc, gsa, gsv, gll, vtg, zda ubx port nav sol, svinfo, posecef, posllh, status, dop, velecef, velned, timegps, timeutc, clock mon except table 3-9. supported messages at setting high nmea port standard gga, rmc, gsa, gsv, gll, vtg, zda, grs, gst proprietary pubx00, pubx03, pubx04 ubx port nav sol, svinfo, posecef, posllh, status, dop, velecef, velned, timegps, timeutc, clock mon schd, io, ipc, except table 3-10. supported messages at setting debug (additional undocumented message may be part of output data) nmea port standard gga, rmc, gsa, gsv, gll, vtg, zda, grs, gst proprietary pubx00, pubx03, pubx04 ubx port nav sol, svinfo, posecef, posllh, status, dop, velecef, velned, timegps, timeutc, clock mon schd, io, ipc, except rxm raw (raw message support requires an additional license)
12 4891c?gps?10/06 atr0622 the following settings apply if gpsmode configuration is not enabled, that is, gpsmode = 0 ( rom-defaults ): 3.3.4 usb power mode for correct response to the usb host queries, the device has to know its power mode. this is configured via gpsmode7. if set to bus powered , an upper current limit of 100 ma is reported to the usb host; that is, the device classifies itself as a ?low-power bus-powered function? with no more than one usb power unit load. 3.3.5 active antenna supervisor the two pins p0/nantshort and p15/anto n plus one pin of p25/naadet0/miso or p14/naadet1 are always initialized as gener al purpose i/os and used as follows: p15/anton is an output which can be used to switch on and off antenna power supply. input p0/nantshort will indicate an antenna short circuit, i. e. zero dc voltage at the antenna, to the firmware. if the antenna is switched off by output p15/anton, it is assumed that also input p0/nantshort will signal zero dc voltage, i.e. switch to its active low state. input p25/naadet0/miso or p14/naadet1 will i ndicate a dc current in to the antenna. in case of short circuit, both p0 and p25/p14 will be active, i.e. at low level. if the antenna is switched off by output p15/anton, it is assumed that also input p25/naadet0/miso will signal zero dc current, i.e. switch to its active low state. which pin is used as naadet (p14 or p25) depends on the settings of gpsmode11 and gpsmode10 (see table 3-14 on page 13 ). table 3-11. serial i/o default setting if gpsm ode configuration is deselected (gpsmode0 = 0) usb nmea usart1 nmea usart2 ubx baud rate (kbaud) 57.6 57.6 input protocol ubx, nmea ubx, nmea, rtcm ubx, nmea, rtcm output protocol nmea nmea ubx messages gga, rmc, gsa, gsv gga, rmc, gsa, gsv nav: sol, svinfo mon: except information messages (ubx inf or nmea txt) user, notice, warning, error user, notice, warning, error user, notice, warning, error table 3-12. usb power modes gpsmode7 (reset = pu) description 0 usb device is bus-powered (maximum current limit 100 ma) 1 (1) usb device is self-powered (default rom value) note: 1. leave open
13 4891c?gps?10/06 atr0622 the antenna supervisor software will be conf igured as follows: 1. enable control signal 2. enable short circuit detection (power down antenna via anton if short is detected via nantshort) 3. enable open circuit detection via naadet the antenna supervisor function may not be disabled by gpsmode pin selection. if the antenna supervisor function is not used, please leave open anton, nantshort and naadet. table 3-13. pin usage of active antenna supervisor pin usage meaning p0/nantshort nantshort active antenna short circuit detection high = no antenna dc short circuit present low = antenna dc short circuit present p25/naadet0/ miso or p14/naadet1 naadet active antenna detection input high = no active antenna present low = active antenna is present p15/anton anton active antenna power on output high = power supply to active antenna is switched on low = power supply to active antenna is switched off table 3-14. antenna detection i/o settings gpsmode11 (reset = pu) gpsmode10 (reset = pu) gpsmode8 (reset = pu) location of naadet comment 0 0 0 p25/naadet0/miso 001 (1) p25/naadet0/miso 01 (1) 0 p14/naadet1 reserved for further use. do not use this setting. 01 (1) 1 (1) p14/naadet1 (default rom value) 1 (1) 0 0 p14/naadet1 reserved for further use. do not use this setting. 1 (1) 01 (1) p14/naadet1 reserved for further use. do not use this setting. 1 (1) 1 (1) 0 p25/naadet0/miso 1 (1) 1 (1) 1 (1) p25/naadet0/miso note: 1. leave open
14 4891c?gps?10/06 atr0622 3.4 external connections fo r a working gps system figure 3-2. example of an external connection atr0601 atr0622 sigh sigl sc purf puxto sighi siglo clk23 rf_on see table 3-15 see table 3-15 see table 3-15 see table 3-15 see table 3-15 gnd nc nc nc nc nc nc (see power supply) +3v nc usb_dm usb_dp p18 optional usart 2 optional usart 1 optional usb p31 p21 vddio vdd_usb xt_out xt_in p22 p20 p8 nreset p9 p12 - 17 vbat vbat18 ldo_in ldobat_in vdd18 ldo_out ldo_en nshdn gnd dbg_en tdo ntrst tdi tck tms p23 - 27 p19 p0 - 2 status led timepulse nsleep see table 3-15 p29 - 30 32.368 khz (see rtc) nc: not connected (see power supply) +3v gnd +3v (see power supply) +3v (see power supply)
15 4891c?gps?10/06 atr0622 table 3-15. recommended pin connection pin name recommended external circuit p0/nantshort internal pull-down resistor, leave open if antenna supervision functionality is unused. p1/gpsmode0 internal pull-down resistor, leave open, in order to disable the gpsmode pin configuration feature. connect to vdd18 to enable the gpsmode pin configuration feature. refer to gpsmode definitions in section ?setting gpsmode0 to gpsmode12? on page 9 . p2/boot_mode internal pull-down resistor, leave open. p8/statusled output in default rom firmware: leave open if not used. p9/extint0 internal pull-up resistor, leave open if unused. p12/gpsmode2/npcs2 internal pull-up resistor, can be left open if the gpsmode feature is not used. refer to gpsmode definitions in section ?setting gpsmode0 to gpsmode12? on page 9 . p13/gpsmode3/ extint1 internal pull-up resistor, can be left open if the gpsmode feature is not used. refer to gpsmode definitions in section ?setting gpsmode0 to gpsmode12? on page 9 . p14/naadet1 internal pull-down resistor, leave open if antenna supervision functionality is unused. p15/anton internal pull-down resistor, leave open if antenna supervision functionality is unused. p16/neeprom internal pull-up resistor, leave open if no serial eeprom is connected. otherwise connect to gnd. p17/gpsmode5/sck1 internal pull-down resistor, can be left open if the gpsmode feature is not used. refer to gpsmode definitions in section ?setting gpsmode0 to gpsmode12? on page 9 . p18/txd1 output in default rom firmware: leave open if serial interface is not used. p19/gpsmode6/siglo1 internal pull-up resistor, can be left open if the gpsmode feature is not used. refer to gpsmode definitions in section ?setting gpsmode0 to gpsmode12? on page 9 . p20/timepulse/sck2 output in default rom firmware: leave open if timepulse feature is not used. p21/txd2 output in default rom firmware: leave open if serial interface not used. p22/rxd2 internal pull-up resistor, leave open if serial interface is not used. p23/gpsmode7/sck internal pull-up resistor, can be left open if the gpsmode feature is not used. refer to gpsmode definitions in section ?setting gpsmode0 to gpsmode12? on page 9 . p24/gpsmode8/mosi internal pull-up resistor, can be left open if the gpsmode feature is not used. refer to gpsmode definitions in section ?setting gpsmode0 to gpsmode12? on page 9 . p25/naadet0/miso internal pull-down resistor, leave ope n if antenna supervision functionality is unused. p26/gpsmode10/nss/ npcs0 internal pull-up resistor, can be left open if the gpsmode feature is not used. refer to gpsmode definitions in section ?setting gpsmode0 to gpsmode12? on page 9 . p27/gpsmode11/npcs1 internal pull-up resistor, can be left open if the gpsmode feature is not used. refer to gpsmode definitions in section ?setting gpsmode0 to gpsmode12? on page 9 . p29/gpsmode12/npcs3 internal pull-up resistor, can be left open if the gpsmode feature is not used. refer to gpsmode definitions in section ?setting gpsmode0 to gpsmode12? on page 9 . p30/agcout0 internal pull-down resistor, leave open. p31/rxd1 internal pull-up resistor, leave open if serial interface is not used.
16 4891c?gps?10/06 atr0622 3.4.1 connecting an optional serial eeprom the atr0622 offers the possibility to connect an external serial eeprom. the internal rom firmware supports to store the configuratio n of the atr0622 in serial eeprom. the pin p16/neeprom signals the firmware that a se rial eeprom is connected with the atr0622. the 32-bit risc processor of the atr0622 accesses the external memory with spi (serial peripheral interface). atmel recommend to use 32 kbit 1.8v serial eeprom, e.g. the atmel at25320ay1-1.8. figure 3-3 shows an example of the serial eeprom connection. figure 3-3. example of a serial eeprom connection note: the gpsmode pin configuration feature c an be disabled, because the configuration can be stored in the serial eeprom. vddio is the supply voltage for the pins: p23, p24, p25 and p29. at25320ay1-1.8 atr0622 sck si so cs_n nc gnd gnd hold_n wp_n p23/sck p25/miso/naadet0 p24/mosi p29/npcs3 p16/neeprom p1/gpsmode0 (see power supply) +3v nc: not connected ldo_in ldobat_in vddio vdd18 ldo_out ldo_en nshdn gnd
17 4891c?gps?10/06 atr0622 4. power supply the baseband ic is supplied with four distinct supply voltages: vdd18, the nominal 1.8v supply voltage for the core, the rf-i/o pins, the memory interface and the test pins and all gpio-pins not mentioned in next item. vddio, the variable supply voltage within 1.8v to 3.6v for following gpio-pins: p1, p2, p8, p12, p14, p16, p1 7, p18, p19, p20, p21, p23, p24, p25, p26, p27 and p29 in input mode, these pins are 5v input tolerant. vdd_usb, the power supply of the usb pins: usb_dm and usb_dp. vbat18 to supply the backup domain: rtc, backup sram and the pins nsleep, nshdn, ldo_en, vbat18, p9/extin0, p13/extint1, p22/rxd2 and p31/rxd1 and the 32khz oscillator. in input mode, the four gpio-pins are 5v input tolerant. figure 4-1 , figure 4-2 , and figure 4-3 show examples of the wiring of atr0622 power supply. figure 4-1. external wiring example using inte rnal ldos and backup power supply atr0622 internal vddusb 0v or 3v to 3.6v 1.5v to 3.6v 1 f (x7r) ldoout ldoen ldoin ldo18 ldo_in 1 f (x7r) vddio 2.3v to 3.6v ldo_en nshdn vdd18 ldo_out usb sm and transceiver 1.8v to 3.3v variable io domain rtc backup memory core vbat18 vbat vdd ldobat_in ldobat ldobat_in vbat vbat18
18 4891c?gps?10/06 atr0622 the baseband ic contains a built in low dropout voltage regulator ldo18. this regulator can be used if the host system does not provide the core voltage vdd18 of 1.8v nominal. in such case, ldo18 will provide a 1.8v supply voltage from any input voltage vdd between 2.3v and 3.6v. the ldo_en input can be used to shut down vdd18 if the system is in standby mode. if the host system does however supply a 1.8v core voltage directly, this voltage has to be con- nected to the vdd18 supply pins of the baseband ic. ldo_en must be connected to gnd. ldo_in can be connected to gnd. ldo_out must not be connected. a second built in low dropout voltage regulator ldobat provides the supply voltage for the rtc and backup sram from any input voltage ldobat _in between 2.3v and 3.6v or from vbat between 1.5v and 3.6v. the backup battery connected to vbat is only discharged if the supply connected to ldobat_in is shut-down. only after vdd18 has been supplied to atr0622 the rtc section will be initialized properly. if only vbat is applied first, the current consumption of the rtc and backup sram is undetermined. figure 4-2. external wiring example using 1.8v from host system and backup power supply atr0622 internal vddusb 0v or 3v to 3.6v 1.5v to 3.6v 1 f (x7r) ldoout ldoen ldoin ldo18 ldo_in 1 f (x7r) vddio ldo_en vdd18 ldo_out usb sm and transceiver 1.8v to 3.3v variable io domain rtc backup memory core vbat18 vbat vdd ldobat_in ldobat ldobat_in vbat vbat18 2.3v to 3.6v 1.65v to 1.95v
19 4891c?gps?10/06 atr0622 the usb transceiver is disabl ed if vdd_usb < 2.0v. in this case the pins usb_dm and usb_dp are connected to gnd (internal pull-down resistors). the usb transceiver is enabled if vdd_usb within 3.0v and 3.6v. figure 4-3. external wiring example using internal ldos , usb supply voltage and backup power supply atr0622 internal usb-vsb 5v vddusb 1.5v to 3.6v 1 f (x7r) ldoout ldoen ldoin ldo18 ldo_in 1 f (x7r) vddio ldo_en nshdn vdd18 external ldo 3.3v ldo_out usb sm and transceiver 1.8v to 3.3v variable io domain rtc backup memory core vbat18 vbat vdd ldobat_in ldobat ldobat_in vbat vbat18
20 4891c?gps?10/06 atr0622 5. rtc oscillator figure 5-1. crystal connection xt_in xt_out rtc atr0622 internal 32 khz crystal oscillator 32.768 khz clock 32.768 khz 50 ppm c c c = 2 c load , c load can be derived from the crystal datasheet. maximum value for c is 25 pf. 6. absolute maximum ratings stresses beyond those listed under ?absolute maximum ratings? may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions beyond t hose indicated in the operational sections of this specification is not implied. exposure to absolute maximum rati ng conditions for extended periods may affect device reliability . parameters pin symbol min. max. unit operating free air temperature range ?40 +85 c storage temperature ?60 +150 c dc supply voltage vdd18 ?0.3 +1.95 v dc supply voltage vddio ?0.3 +3.6 v dc supply voltage vdd_usb ?0.3 +3.6 v dc supply voltage ldo_in ?0.3 +3.6 v dc supply voltage ldobat_in ?0.3 +3.6 v dc supply voltage vbat ?0.3 +3.6 v dc input voltage p0, p15, p30, sighi, siglo, clk23, xt_in, tms, tck, tdi, ntrst, dbg_en, ldo_en, nreset ?0.3 +1.95 v dc input voltage usb_dm, usb_dp ?0.3 +3.6 v dc input voltage p1, p2, p8, p9, p12 to p14, p16 to p27, p29, p31 ?0.3 +5.0 v note: minimum/maximum limits are at +25c ambi ent temperature, unless otherwise specified 7. thermal resistance parameters symbol value unit junction ambient, according to jedec51-5 r thja 24.2 k/w
21 4891c?gps?10/06 atr0622 8. electrical characteristics if no additional information is given in column test conditio ns, the values apply to a temperature range from ?40c to +85c. no. parameters test conditio ns pin symbol min. typ. max. unit 1.1 dc supply voltage core vdd18 vdd18 1.65 1.8 1.95 v 1.2 dc supply voltage vddio domain (1) vddio vddio 1.65 1.8/3.3 3.6 v 1.3 dc supply voltage usb (2) vdd_usb vddusb 3.0 3.3 3.6 v 1.4 dc supply voltage backup domain (3) vbat18 vbat18 1.65 1.8 1.95 v 1.5 dc output voltage vdd18 v o,18 0 vdd18 v 1.6 dc output voltage vddio v o,io 0vddiov 1.7 low-level input voltage vdd18 domain vdd18 = 1.65v to 1.95v v il,18 ?0.3 0.3 vdd18 v 1.8 high-level input voltage vdd18 domain vdd18 = 1.65v to 1.95v v ih,18 0.7 vdd18 vdd18 + 0.3 v 1.9 schmitt trigger threshold rising vdd18 = 1.65v to 1.95v clk23 v th+,clk23 0.7 vdd18 v 1.10 schmitt trigger threshold falling vdd18 = 1.65v to 1.95v clk23 v th-,clk23 0.3 vdd18 v 1.11 schmitt trigger hysteresis vdd18 = 1.65v to 1.95v clk23 v hyst,clk23 0.3 0.55 v 1.12 schmitt trigger threshold rising vdd18 = 1.65v to 1.95v nreset v th+,nreset 0.8 1.3 v 1.13 schmitt trigger threshold falling vdd18 = 1.65v to 1.95v nreset v th-,nreset 0.46 0.77 v 1.14 low-level input voltage vddio domain vddio = 1.65v to 3.6v v il,io ?0.3 +0.41 v 1.15 high-level input voltage vddio domain vddio = 1.65v to 3.6v v ih,io 1.46 5.0 v 1.16 low-level input voltage vbat18 domain vbat18 = 1.65v to 1.95v p9, p13, p22, p31 v il,bat ?0.3 +0.41 v 1.17 high-level input voltage vbat18 domain vbat18 = 1.65v to 1.95v p9, p13, p22, p31 v ih,bat 1.46 5.0 v 1.18 low-level input voltage usb vdd_usb = 3.0v to 3.6v dp, dm v il,usb ?0.3 +0.8 v 1.19 high-level input voltage usb vdd_usb = 3.0v to 3.6v, 39 ? source resistance + 27 ? external series resistor dp, dm v ih,usb 2.0 4.6 v 1.20 low-level output voltage vdd18 domain i ol = 1.5 ma, vdd18 = 1.65v v ol,18 0.4 v 1.21 high-level output voltage vdd18 domain i oh = ?1.5 ma, vdd18 = 1.65v v oh,18 vdd18 ? 0.45 v 1.22 low-level output voltage vddio domain i ol = 1.5 ma, vddio = 3.0v v ol,io 0.4 v 1.23 high-level output voltage vddio domain i oh = ?1.5 ma, vddio = 3.0v v oh,io vddio ? 0.5 v notes: 1. vddio is the supply voltage for the following gpio pins: p1, p2, p8, p12, p14, p16, p17, p1 8, p19, p20, p21, p23, p24, p25, p26, p27 and p29 2. values defined for operating the usb interface. otherwise vdd_usb may be connected to ground 3. supply voltage vbat18 for backup domain is generated internally by the ldobat
22 4891c?gps?10/06 atr0622 1.24 low-level output voltage vbat18 domain i ol = 1 ma p9, p13, p22, p31 v ol,bat 0.4 v 1.25 high-level output voltage vbat18 domain i oh = ?1 ma p9, p13, p22, p31 v oh,bat 1.2 v 1.26 low-level output voltage usb i ol = 2.2 ma, vdd_usb = 3.0v to 3.6v, 27 ? external series resistor dp, dm v ol,usb 0.3 v 1.27 high-level output voltage usb i oh = ?0.2 ma, vdd_usb = 3.0v to 3.6v, 27 ? external series resistor dp, dm v oh,usb 2.8 v 1.28 input-leakage current (standard inputs and i/os) vdd18 = 1.95v v il = 0v i leak ?1 +1 a 1.29 input capacitance i cap 10 pf 1.30 input pull-up resistor nreset r pu 0.7 1.8 k ? 1.31 input pull-up resistor tck, tdi, tms r pu 718k ? 1.32 input pull-up resistor p9, p13, p22, p31 r pu 100 235 k ? 1.33 input pull-down resistor dbg_en, ntrst, r pd 718k ? 1.34 input pull-down resistor rf_on, p0, p15, p30 r pd 100 235 k ? 1.35 configurable input pull-up resistor vddio = 3.6v p1, p2, p8, p12, p14, p[16-21], p[23-27], p29 r cpu 50 160 k ? 1.36 configurable input pull-down resistor vddio = 3.6v p1, p2, p8, p12, p14, p[16-21], p[23-27], p29 r cpd 40 160 k ? 1.37 configurable input pull-up resistor (idle state) usb_dp r cpu 0.9 1.575 k ? 1.38 configurable input pull-up resistor (operation state) usb_dp r cpu 1.425 3.09 k ? 1.39 input pull-down resistor usb_dp usb_dm r pd 10 500 k ? 8. electrical characteristics (continued) if no additional information is given in column test conditio ns, the values apply to a temperature range from ?40c to +85c. no. parameters test conditio ns pin symbol min. typ. max. unit notes: 1. vddio is the supply voltage for the following gpio pins: p1, p2, p8, p12, p14, p16, p17, p1 8, p19, p20, p21, p23, p24, p25, p26, p27 and p29 2. values defined for operating the usb interface. otherwise vdd_usb may be connected to ground 3. supply voltage vbat18 for backup domain is generated internally by the ldobat
23 4891c?gps?10/06 atr0622 10. esd sensitivity the atr0622 is an esd sensitive device. observe precautions for handling 11. ldo18 the ldo18 is a built in low dropout voltage regulator which can be used if the host system does not provide the core voltage vdd18. for well-defined start up of ldo18, ldo_in needs to be connected to ldobat_in. 9. power consumption mode conditions typ. unit sleep at 1.8v, no clk23 0.065 (1) ma shutdown rtc, backup sram and ldobat 0.007 (1) normal satellite acquisition 25 normal tracking on 6 channels with 1 fix/s; each additional active tracking channel adds 0.5 ma 14 all channels disabled 11 note: 1. specified value only table 10-1. esd- sensitivity test model max. with osc pins max. without osc pins unit human body model (hbm) tbd tbd v machine model (mm) tbd tbd v charged device model (cdm) tbd tbd v table 11-1. electrical characteristics of ldo18 parameter conditions min. typ. max. unit supply voltage ldo_in 2.3 3.6 v output voltage (ldo_out) 1.65 1.8 1.95 v output current (ldo_out) 80 ma current consumption after startup, no load, at room temperature 80 a current consumption standby mode (ldo_en = 0), at room temperature 15 a
24 4891c?gps?10/06 atr0622 12. ldobat and backup domain the ldobat is a built in low dropout voltage regulator which provides the supply voltage vbat18 for the rtc, backup sram, p9, p13, p22, p31, nsleep and nshdn. the ldobat voltage regulator switches in battery mode if ldobat_in falls below 1.5v. table 12-1. electrical characteristics of ldobat parameter conditions min. typ. max. unit supply voltage ldobat_in 2.3 3.6 v supply voltage vbat 1.5 3.6 v output voltage (vbat18) if switch connects to ldobat_in. 1.65 1.8 1.95 v output current (vbat18) no external load allowed 1.5 ma current consumption ldobat_in (1) after startup (sleep/backup mode), at room temperature 15 a current consumption vbat (1) after startup (backup mode and ldobat_in = 0v), at room temperature 10 a current consumption after startup (normal mode), at room temperature 1.5 ma note: 1. if no current is caused by outputs (pad ou tput current as well as current across internal pull-up resistors)
25 4891c?gps?10/06 atr0622 14. package qfn56 moisture sensitivity level (msl) = 3 13. ordering information extended type number package mpq remarks atr0622-pyqw qfn56 2000 8mm 8 mm, 0.50 mm pitch, rom4, pb-free, rohs-compliant, green atr0622n-pyqw qfn56 2000 8mm 8 mm, 0.50 mm pitch, rom5, pb-free, rohs-compliant, green atr0622p-pyqw qfn56 2000 8mm 8 mm, 0.50 mm pitch, rom5, pb-free, rohs-compliant, green ATR0622P1-PYQW qfn56 2000 8mm 8 mm, 0.50 mm pitch, rom5, pb-free, rohs-compliant, green, automotive type atr0622-ek1 - 1 evaluation kit/road test kit atr0622-dk1 - 1 development kit including example design information specifications according to din technical drawings package: qfn56 8 x 8 exposed pad 6.5 x 6.5 0.25 0.4 0.1 0.9 max. 8 0.5 nom. 6.5 pin 1 id 14 56 1 29 42 43 56 28 15 14 1 issue: 1; 02.09.05 drawing-no.: 6.543-5121.01-4 dimensions in mm not indicated tolerances 0.05 0.05 -0.05 +0
26 4891c?gps?10/06 atr0622 15. revision history please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document. revision no. history 4891c-gps-10/06 ? section 7 ?thermal resistance? on page 20 added ? section 13 ?ordering information? on page 25 changed 4891b-gps-06/06 ? table 3-1 ?atr0622 pinout? on pages 5-8 changed ? section 3.3 ?setting gpsm ode12? on page 9 changed ? table 3-4 ?enable configuration with gpsmode pins? on page 9 changed ? section 3.3.2 ?sens itivity settings? on page 10 changed ? table 3-5 ?gps sensitivity settings? on page 10 changed ? table 3-6 ?serial i/o configuration? on page 10 changed ? table 3-12 ?usb power modes? on page 12 changed ? table 3-14 ?antenna detection i/o settings? on page 13 changed ? table 3-15 ?recommended pin connection? on pages 15-16 changed ? section 7 ?electrical characteristics - dc characteristics? on pages 21-22 changed ? section 10 ?ldo18? on page 23 changed
disclaimer: the information in this document is provided in connection with atmel products. no license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of atmel products. except as set forth in atmel?s terms and condi- tions of sale located on atmel? s web site, atmel assumes no liability whatsoever and disclaims any express, implied or statutor y warranty relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particu lar purpose, or non-infringement. in no event shall atmel be liable for any direct, indirect, conseque ntial, punitive, special or i nciden- tal damages (including, without limitation, damages for loss of profits, business interruption, or loss of information) arising out of the use or inability to use this document, even if at mel has been advised of the possibility of such damages. atmel makes no representations or warranties with respect to the accuracy or co mpleteness of the contents of this document and reserves the rig ht to make changes to specifications and product descriptions at any time without notice. atmel does not make any commitment to update the information contained her ein. unless specifically provided otherwise, atmel products are not suitable for, and shall not be used in, automotive applications. atmel?s products are not int ended, authorized, or warranted for use as components in applications in tended to support or sustain life. atmel corporation atmel operations 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 487-2600 regional headquarters europe atmel sarl route des arsenaux 41 case postale 80 ch-1705 fribourg switzerland tel: (41) 26-426-5555 fax: (41) 26-426-5500 asia room 1219 chinachem golden plaza 77 mody road tsimshatsui east kowloon hong kong tel: (852) 2721-9778 fax: (852) 2722-1369 japan 9f, tonetsu shinkawa bldg. 1-24-8 shinkawa chuo-ku, tokyo 104-0033 japan tel: (81) 3-3523-3551 fax: (81) 3-3523-7581 memory 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 microcontrollers 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 la chantrerie bp 70602 44306 nantes cedex 3, france tel: (33) 2-40-18-18-18 fax: (33) 2-40-18-19-60 asic/assp/smart cards zone industrielle 13106 rousset cedex, france tel: (33) 4-42-53-60-00 fax: (33) 4-42-53-60-01 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 scottish enterprise technology park maxwell building east kilbride g75 0qr, scotland tel: (44) 1355-803-000 fax: (44) 1355-242-743 rf/automotive theresienstrasse 2 postfach 3535 74025 heilbronn, germany tel: (49) 71-31-67-0 fax: (49) 71-31-67-2340 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 biometrics/imaging/hi-rel mpu/ high-speed converters/rf datacom avenue de rochepleine bp 123 38521 saint-egreve cedex, france tel: (33) 4-76-58-30-00 fax: (33) 4-76-58-34-80 literature requests www.atmel.com/literature 4891c?gps?10/06 ? 2006 atmel corporation . all rights reserved. atmel ? , logo and combinations thereof, everywhere you are ? and others, are registered trade- marks or trademarks of atmel corporation or its subsidiaries. arm ? , arm powered ? logo, and others are the regi stered trademarks or trade- marks of arm ltd. other terms and product names may be trademarks of others.

▲Up To Search▲

Price & Availability of ATR0622P1-PYQW

	To Download ATR0622P1-PYQW Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .